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(57) ABSTRACT 
A Multiple Internal Seal Ring (MISR) Micro-Electro-Me- 
chanical System (MEMS) vacuum packaging method that 
hermetically seals MEMS devices using MISR. The method 
bonds a capping plate having metal seal rings to a base plate 
having metal seal rings by wafer bonding the capping plate 
wafer to the base plate wafer. Bulk electrodes may be used to 
provide conductive paths between the seal rings on the base 
plate and the capping plate. All seals are made using only 
metal-to-metal seal rings deposited on the polished surfaces 
of the base plate and capping plate wafers. However, multiple 
electrical feed-through metal traces are provided by fabricat- 
ing via holes through the capping plate for electrical connec- 
tion from the outside of the package through the via-holes to 
the inside of the package. Each metal seal ring serves the dual 
purposes of hermetic sealing and providing the electrical 
feed-through metal trace. 
15 Claims, 10 Drawing Sheets 
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MULTIPLE INTERNAL SEAL RING 
VACUUM PACKAGING METHOD 
MICRO-ELECTRO-MECHANICAL SYSTEM 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This divisional application claims the benefit under 35 
U.S.C. §120ofthefollowingU.S. patent application, whichis 
incorporated by reference herein: 
U.S. patent application Ser. No. 101865,344, filed Jun. 10, 
2004 now U.S. Pat. No. 7,285,844, by Hayworth et al., 
entitled “MULTIPLE INTERNAL SEAL RING MICRO- 
ELECTRO-MECHANICAL VACUUM PACKAGE,” which 
claims the benefit of U.S. Provisional Application Ser. No. 
601477,463, filed on Jun. 10,2003, by Ken J. Hayworth, Karl 
Y. Yee, Kirill V. Shcheglov, Youngsam Bae, Dean V. Wiberg, 
A. D. Challoner, and Chris S. Peay, entitled “MULTIPLE 
INTERNAL SEAL RING MEMS VACUUM PACKAGE.” 
This application is related to the following U.S. Patents, 
which are all incorporated by reference herein: 
U.S. Pat. No. 7,040,163, issuedMay 9,2006, by Shcheglov 
et al., entitled ISOLATED PLANAR GYROSCOPE WITH 
INTERNAL RADIAL SENSING AND ACTUATION, 
which claims the benefit of both U.S. Provisional Patent 
Application Ser. No. 601402,681, filed Aug. 12, 2002, by 
Shcheglov et al. and U.S. Provisional Patent Application Ser. 
No. 601428,451, filed Nov. 22, 2002, by Shcheglov et al.; 
U.S. Pat. No. 6,944,931, issued Sep. 20, 2005, by Shche- 
glov et al., entitled METHOD OF PRODUCING AN INTE- 
GRAL RESONATOR SENSOR AND CASE, which claims 
the benefit of both U.S. Provisional Patent Application Ser. 
No. 601402,681, filedAug. 12,2002, by Shcheglov et al. and 
U.S. Provisional Patent Application Ser. No. 601428,45 1, 
filed Nov. 22,2002, by Shcheglov et al.; 
U.S. Pat. No. 7,017,410, issued Mar. 28, 2006, by Chal- 
loner et al., entitled ISOLATED RESONATOR GYRO- 
SCOPE WITH A DRIVE AND SENSE PLATE, which is a 
continuation-in-part 0fU.S. Pat. No. 6,629,460, issuedOct. 7, 
2003, to A. Dorian Challoner, entitled ISOLATED RESO- 
NATOR GYROSCOPE; 
U.S. Pat. No. 6,990,863, issued Jan. 31,2006, by Challoner 
et al., entitled ISOLATED RESONATOR GYROSCOPE 
WITH ISOLATION TRIMMING USING A SECONDARY 
ELEMENT, which is a continuation-in-part of U.S. Pat. No. 
6,629,460, issued Oct. 7, 2003, to Challoner, entitled ISO- 
LATED RESONATOR GYROSCOPE; and 
U.S. Pat. No. 6,955,084, issuedOct. 18,2005, by Challoner 
et al., entitled ISOLATED RESONATOR GYROSCOPE 
WITH COMPACT FLEXURES, which is a continuation-in- 
part of U.S. Pat. No. 6,629,460, issued Oct. 7,2003, to Chal- 
loner, entitled ISOLATED RESONATOR GYROSCOPE. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to vacuum packages, and 
particularly to multiple internal seal ring (MISR) micro-elec- 
tro-mechanical (MEMS) vacuum packages. 
96,478 B2 
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2. Description of the Related Art 
It is well known in the art to fabricate micro-electro-me- 
chanical system (MEMS) devices. MEMS devices typically 
integrate both electronic and mechanical elements on a semi- 
5 conductor wafer using semiconductor fabrication techniques. 
Generally, the electronic and mechanical elements are fabri- 
cated using a variety of integrated circuit (IC) processing and 
micromachining techniques, respectively. 
In the fabrication of MEMS devices, it is not unusual to 
i o  package or “cap” such devices to prevent damage or contami- 
nation to the MEMS devices. Often, the cap comprises a 
capping plate fabricated from a capping wafer that is bonded 
to a base plate before the base plate wafer is diced or singu- 
lated into individual devices. The capping plate thus hermeti- 
15 cally seals the MEMS devices within the base plate. 
Even though sealed by the capping plate, the MEMS 
devices require electrical connection to external circuits. 
However, the traces used for connection may create gaps 
where the capping plate and base plate are bonded. Generally, 
20 the surfaces where the capping plate wafer and the base plate 
wafer are bonded must be ultra-flat, Le., polished. This flat- 
ness requirement is difficult to meet if additional processing 
steps are required for bringing electrical feed-through metal 
traces out through the bonded surfaces. Specifically, bringing 
25 electrical wires out through the bonded surfaces requires 
metal patterning and oxide growth on the wafers’ surfaces. 
Achieving a bond or seal on top of these uneven surfaces is 
much more difficult. 
Accordingly, what is needed, therefore, is an improved 
30 method for sealing and packaging MEMS devices that allows 
for electrical connection to external circuits. 
SUMMARY OF THE INVENTION 
35 To minimize the limitations in the related art described 
above, and to minimize other limitations that will become 
apparent upon reading and understanding the present speci- 
fication, the present invention discloses a Multiple Internal 
Seal Ring (MISR) Micro-Electro-Mechanical System 
40 (MEMS) vacuum package that hermetically seals MEMS 
devices using MISR. The method bonds a capping plate hav- 
ing metal seal rings to a base plate having metal seal rings by 
wafer bonding the capping plate wafer to the base plate wafer. 
Bulk electrodes may be used to provide conductive paths 
45 between the seal rings on the base plate and the capping plate. 
All seals are made using only metal-to-metal seal rings 
deposited on the polished surfaces of the base plate and cap- 
ping plate wafers. However, multiple electrical feed-through 
metal traces are provided by fabricating via holes through the 
50 capping plate for electrical connection from the outside of the 
package through the via-holes to the inside of the package. 
Each metal seal ring serves the dual purposes of hermetic 
sealing and providing the electrical feed-through metal trace. 
55 BRIEF DESCRIPTION OF THE DRAWINGS 
Referring now to the drawings in which like reference 
FIGS. lA,  1B and 1C are perspective views of an embodi- 
60 ment of the present invention, wherein FIG. 1A comprises a 
base plate, FIG. 1B comprises a capping plate and FIG. 1C 
shows the final sealed multiple internal seal ring vacuum 
package; 
FIGS. 2A, 2B and 2C are perspective views ofthe results of 
65 wafer scale processing of the vacuum package before singu- 
lation, wherein FIG. 2A illustrates bonded wafers containing 
a plurality of micro-electro-mechanical system devices that 
numbers represent corresponding parts throughout: 
US 7,396,478 B2 
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are vacuum sealed simultaneously during wafer bonding of a 
wafer containing the base plates and a wafer containing the 
capping plates, FIG. 2B is a magnifiedview of a portion of the 
bonded wafers, and FIG. 2C is a magnified view of the final 
sealed multiple internal seal ring vacuum package comprised 
of the joined base plate and capping plate found in the portion 
of the bonded wafers. 
FIG. 3 is a flowchart that illustrates the steps of a first 
general micro-electro-mechanical system processing para- 
digm for a surface processed micro-electro-mechanical sys- 
tem device etched directly from the base plate wafer that is 
vacuum packaged using the capping plate wafer; 
FIGS. 4A-4F illustrate the results of the flowchart of FIG. 
3; 
FIG. 5 is a flowchart that illustrates the steps of a second 
general micro-electro-mechanical system processing para- 
digm for a two-wafer bulk silicon etched micro-electro-me- 
chanical system device etched from a bonded baseplate wafer 
and resonator wafer that is vacuum packaged using the cap- 
ping plate wafer; 
FIGS. 6A-6G illustrate the results of the flowchart of FIG. 
5; 
FIGS. 7A and 7B illustrate a comparison of the multiple 
internal seal ring vacuum package design for the two-wafer 
(surface processed micro-electro-mechanical system device) 
and three-wafer (bulk processed micro-electro-mechanical 
system device) designs, wherein FIG. 7A is a partially-cut- 
away view of the two-wafer multiple internal seal ring 
vacuum package and FIG. 7B is a partially-cutaway view of 
the three-wafer multiple internal seal ring vacuum package; 
FIG. 8 is a flowchart that illustrates the steps of the three- 
wafer design packaging a planar gyroscope; and 
FIGS. 9A-91 illustrate the results ofthe flowchart of FIG. 8. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
In the following description of the preferred embodiment, 
reference is made to the accompanying drawings which form 
a part hereof, and in which is shown by way of illustration a 
specific embodiment in which the invention may be practiced. 
It is to be understood that other embodiments may be utilized 
and structural changes may be made without departing from 
the scope of the present invention. 
Overview 
The present invention discloses a method of vacuum seal- 
ing or hermetically sealing Micro-Electro-Mechanical Sys- 
tems (MEMS) devices using MISR at a wafer level before 
singulation or dicing. The method bonds a capping plate 
having metal seal rings to a base plate having metal seal rings 
by wafer bonding the capping plate wafer to the base plate 
wafer. Bulk electrodes may be used to provide conductive 
paths between the seal rings on the base plate and the capping 
plate. This method works best if the bonding surface of the 
base plate wafer and the bonding surface of the capping plate 
wafer are ultra-flat (i.e., polished) before the metal seal rings 
are deposited on each surface. 
This flatness requirement is difficult to meet if additional 
processing steps are required for bringing electrical feed- 
through metal traces out underneath the seal rings. Specifi- 
cally, bringing electrical feed-through metal traces out under 
the seal rings requires metal patterning and oxide growth on 
the wafer’s surface, which results in an uneven surface. 
Achieving a metal-to-metal vacuum seal on top of this uneven 
surface is much more difficult than achieving a metal-to- 
metal vacuum seal between polished, ultra-flat surfaces. 
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All seals are made using only metal-to-metal seal rings 
deposited on the polished surfaces of the base plate wafer and 
the capping plate wafer. However, the package still enables 
multiple electrical feed-through metal traces by fabricating 
multiple via holes through the capping plate for electrical 
connection from the outside of the vacuum package through 
the via-holes to the inside of the vacuum package. Eachmetal 
seal ring serves the dual purposes of hermetic sealing and 
providing an electrical feed-through metal trace. 
FIGS. lA,  1B and 1C are perspective views of an embodi- 
ment of the present invention, wherein FIG. 1A comprises a 
base plate 100, FIG. 1B comprises a capping plate 102 and 
FIG. 1C shows a final, vacuum-sealed, MISR device package 
104 comprised of the bonded base plate 100 and capping plate 
102, wherein the capping plate 102 is flipped before being 
bonded to the base plate 100, and the capping plate 102 is 
shown semi-transparently to better illustrate the components 
of the package 104. The base plate 100 and the capping plate 
102 each include a large periphery seal ring 106 that is used to 
create one large metal-to-metal seal surrounding the periph- 
ery of the package 104 when the base plate 100 and the 
capping plate 102 are bonded together. In addition, the base 
plate 100 and the capping plate 102 each include a plurality of 
small internal seal rings 108. The seal rings 108 of the base 
plate 100 each provide an independent electrical path from a 
cavity 110 of the capping plate 102 where the MEMS device 
(not shown) resides outward towards the periphery of the 
package 104, but not crossing the seal ring 106. Each of the 
seal rings 108 of the capping plate 102 surround and electri- 
cally connect to one of a plurality of via holes 112 ona bottom 
surface of the capping plate 102. Each via hole 112 extends 
through the capping plate 102 to a top surface of the capping 
plate 102, where the via hole 112 electrically connects to an 
electrical trace pattern 114 and solder bump 116 on the top 
surface of the capping plate 102. The package 104 is sealed by 
compression bonding ofthe metal-to-metal seal rings 106 and 
108, which is followed by singulation to separate the multiple 
packages 104 on the bonded wafers. 
Although FIGS. lA,  1B and 1C illustrate only a single 
package 104, the potential benefits (cost savings and simpli- 
fied, more reliable manufacturing process) of the MISR 
device package 104 are most dramatic when performed by 
wafer scale processing. FIGS. 2A, 2B and 2C are perspective 
views of the results of wafer scale processing of the package 
104 before singulation, wherein FIG. 2A illustrates bonded 
wafers 200 containing a plurality of MEMS devices that are 
sealed simultaneously during wafer bonding of a wafer con- 
taining the base plates 100 and a wafer containing the capping 
plates 102, FIG. 2B is a magnifiedview of a portion 202 ofthe 
bonded wafers 200, and FIG. 2C is a magnified view of final, 
vacuum-sealed, MISR device package 104 comprised of the 
joined base plate 100 and capping plate 102 found in the 
portion 202 of the bonded wafers 200. 
Process Steps 
There are two general MEMS processing paradigms to 
which the package is aimed. 
In the first general MEMS processing paradigm, a surface- 
processed MEMS device is packaged according to the steps 
outlined in FIG. 3 and illustrated in FIGS. 4A-4F, wherein 
FIGS. 4A-4F show a base plate 400, capping plate 402, pack- 
age 404, large external seal rings 406, small internal seal rings 
408, etched cavity 410 of the capping plate 402, etched via 
holes 412 in the capping plate 402, electrical trace patterns 
414 and solder bumps 416. 
Blocks 300 and 302 of FIG. 3 illustrate the processing of 
the base plate 400, which is generally comprised of silicon or 
other semiconducting material, and which is illustrated in 
US 7,396,478 B2 
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FIG. 4A. Block 300 represents the etching of the base plate shown) and bulk electrodes 620, wherein the doped silicon or 
400 in a manner that avoids etching under seal rings 406 and a metalization of the resonator plate 618 provides conductive 
408. Block 302 represents the metal patterning of the seal paths for the electrodes 620. 
rings 406 and 408. Blocks 510 and 512 of FIG. 5 illustrate the processing of 
Blocks 304 and 306 of FIG. 3 illustrate the processing of 5 the capping plate 602, which is preferably comprised of glass 
the Capping plate 402, which is generally comprised of glass or other non-conducting material, and which is illustrated in 
or other non-conducting material, and which is illustrated in FIG. 6D. Block510 represents the etching ofthevia holes 612 
FIG. 4B. Block 304 represents the etching ofthe via holes 412 
andcavity 410 (ifneeded) inthe cappingplate402. Block306 
represents the metal patterning of the seal rings 406 and 408 10 on the bottom surface of the capping plate 602. 
on the bottom surface of the capping plate 402. 
Blocks 308 and 310 of FIG. 3 illustrate the bonding of the 
base 400 and the capping 402, which is illustrated 
in FIG. 4C. Block 308 represents the aligning of the base plate 
ing of the seal rings 406 and 408 of the base plate 400 and 
capping plate 402. Block 310 represents the bonding of the 
base plate 400 and capping plate 402 wafers using heat and 
pressure in an evacuated chamber. 
and cavity 610 (if needed) ofthe capping plate 602. Block 512 
represents the metal patterning ofthe seal rings 606 and 608 
Blocks 514 and 516 of FIG. 5 illustrate the bonding of the 
resonator Plate 616 and Capping Plate 602 wafers, which is 
illustratedinFIG. 6E. Block514 represents the aligning ofthe 
resonator Plate 618 and Capping Plate 602 wafers, and more 
resonator Plate 618 With the seal rings 606 and 608 ofthe 
Capping Plate 602. Block 516 represents the bonding ofthe 
resonator Plate 618 and capping Plate 602 wafers Using heat 
and pressure in an evacuated chamber. 
Blocks 518 and 520 of FIG. 5 illustrate the metal plating of 
400 and Capping plate 402 wafers, which includes the align- 15 specifically, the aligning of the bulk electrodes 620 of the 
Blocks 312 and 314 of FIG, 3 illustrate the plating ofthe 20 
Capping plate 402, which is illustrated in FIG, 4D. Block 312 
represents the electro-less plating of a thin metal layer on the 
top surface ofthe Capping plate 402, including inside the via 
holes 412. Block 314 represents the electroplating ofa thicker 
the Capping plate 602, which is illustrated in FIG. 6F. Block 
518 represents the electro-less Plating of a thin metal layer on 
a top surface Of the Capping plate 602 inside the via 
Of a thicker 612. 520 represents the 
metal layer on top of the thin metal layer. 
trical trace patterns 414 on the surface of the Capping plate 
25 metal layer on the thin metal layer. 
Block 316 of FIG, 3 illustrates the patterning of the elec- 522 and 524 Of the processing, 
which is illustrated in FIG. 6G. Block 522 represents the 
402, which is illustrated in FIG, 4E. Block 316 represents the 
masking and etching ofthe electrical trace patterns 414 on the 
masking and etching Of the 
top surface Of the capping plate 602. 
trace pattern 614 On the 
524 represents the 
30 depositing of the solder bumps 616 at one end of the electrical 
trace pattern 614 etched on the top surface of the capping 
plate 602, in order to complete the package 604. 
A comparison of the MISR vacuum package design for the 
two-wafer (surface processed MEMS device) and three-wa- 
35 fer (two-wafer bulk-silicon-etched MEMS device) are shown 
in the cutaway views of FIGS. 7A and 7B, wherein FIG. 7A is 
FIG, 7B is a p~ially-cutaway view of the three-wafer MISR 
package, 
top surface of the capping plate 402. 
Block 318 of FIG. 3 illustrates the final processing prior to 
singulation, which is illustrated in FIG. 4E. Block 318 repre- 
sents the depositing ofthe solder bumps 416 at one end of the 
electrical trace patterns 414 etched on the top surface of the 
capping plate 402, in order to complete the package 404. 
wafer bulk-silicon-etched MEMS device is packaged accord- 
ing to the steps outlined in FIG. 5 and illustrated in FIGS. 
In the second genera’ MEMS processing paradigm, a two- a pwially-cutaway view ofthe two-wafer MISR package and 
6A-6G, whereinFIGS. 6A-6Gshow a 
plate 602, package 604, large 
6oo, capping 40 The three-wafer MISR package of FIG, 5, FIGS, 6A-6G 
and 7B may be used to vacuum package a planar gyroscope 
described in U,S, Pat, No, 7,040,163, issued May 9, 2008, by 
rings 606, 
rings 608, etched cavity 610 Of the capping plate 
602, etched via holes 612 in the capping plate 602, electrical Shcheglov et al,, entitled ISOLATED PLANAR 
trace patterns 614 and solder bumps 616. In this embodiment, SCOPE WITH INTERNAL RADIAL SENSING AND 
there is also a resonator plate 618 that is used to create a 45 ACTUATION, which is incorporated by reference herein, 
tivepaths between the rings and On both the base (48 individual electrode elements). If all of these electrodes 
were brought out ofthe package through individual seal rings, plate 600 and capping plate 602. 
the base plate 600, which is generally comprised of silicon or because a -sealing bulk 
other semiconducting material, and which is illustrated in diameter to support a good vacuum seal, T~ avoid having 48 
500 represents the etching Of the base plate sealing bulk electrodes, electrical connections crisscrossing 
600 in a manner that avoids etching under seal rings 606 and inside the package are used to connect COIlllllOn sets ofelec- 
rings 606 and 608. electrodes are reduced to only 12 electrode sets requiring 
ing ofthe base Plate 600 and the resonator Plate 616, which is electrodes are needed in the final design, and these easily fit 
MEMS device resonator (not shown), wherein the resonator 
plate 618 620 that provide conduc- 
However, modifications to the package are required, 
The planar gyroscope has a large total number ofelectrodes 
500 and 502 Of the processing Of 50 the increase in total die area would be prohibitive. This is 
must have a large 
6A. 
608. 502 represents the patterning Of the 55 trades. In the planar gyroscope design, the 48 individual 
individual package feed-throughs, n u s  only 12 sealing bulk 
into the mused corners ofthe square planar package, 
Blocks 504 and 506 of FIG. 5 illustrate the vacuum bond- 
illustrated in FIG. 6B. Block 504 represents the aligning of 
the base plate 602 and resonator plate 616 wafers. Block 506 60 The internal wire routing (connecting the 48 individual 
represents the bonding of the base Plate 602 and resonator electrodes into 12 sets) requires crossing some wires, and thus 
Plate 618 wafers Using heat and Pressure in an evacuated requires at least two metal routing layers. The design of the 
chamber. MISR package allows this to be achieved without requiring an 
Block 508 of FIG. 5 illustrates the etching of the resonator extra metalization and oxide growth process (which would 
plate 616, which is generally comprised of silicon or other 65 interfere with the surface flatness required for good sealing). 
semiconducting material, and which is illustrated in FIG. 6C. This crisscrossing of wires is achieved by using small “bridg- 
Block 508 represents the etching ofthe MEMS resonator (not ing bulk electrodes” to act as vias between the base plate’s 
US 7,396,478 B2 
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metal patterning and the capping plate’s internal metal pat- 
tern. In the current design, 48 of these small bridging bulk 
electrodes are used (to connect each individual electrode with 
a circular shorting pattern on the capping plate) and 12 sealing 
bulk electrodes are used to provide the final package feed- 5 
throughs for each electrode set. 
As noted above, the processing steps used to create such an 
MISR package are generally reflected in FIG. 5 and FIGS. 
6A-6G. However, some of the steps are further described in 
FIG. 8 and illustrated as cross-sectional views in FIGS. 10 
9A-91. 
Block 800 represents the etching of the base plate 900, 
which is illustrated in FIG. 9A. 
Block 802 represents the metal patterning ofthe base plate 
900, which is illustrated in FIG. 9B. 
Block 804 represents the aligning of the base plate 900 and 
What is claimed is: 
1. A method of fabricating a device package, comprising: 
(a) metal patterning of at least one seal ring on a base plate; 
(b) etching of via holes in a capping plate; 
(c) metal patterning of at least one seal ring on a bottom 
(d) aligning of the base plate and capping plate; 
(e) bonding of the base plate and capping plate; 
(f) electro-less Plating of a thin metal layer on a top surface 
of the capping plate, including inside the via holes; 
(g) electroplating of a thicker metal layer on top of the thin 
metal layer; and 
(h) masking and etching of electrical trace patterns on the 
top surface of the capping plate. 
2. The method of claim 1, further comprising etching of a 
surface of the capping plate; 
15 
cavity in the base plate. 
plate and capping plate further comprises aligning of the seal 
rings of the base plate and capping plate. 
4. The method of claim 1, wherein the bonding of the base 
plate and capping plate wafers uses heat and pressure in an 
evacuated chamber, 
5. The method of claim 1, further comprising depositing of 
the solder bumps at one end of the electrical trace patterns 
6. A method of fabricating a device package, comprising: 
(b) aligning of the base plate and a resonator plate; 
(c) bonding of the base plate and resonator plate using heat 
and pressure in an evacuated chamber; 
(d) etching of bulk electrodes on the resonator plate, 
wherein the doped silicon or a metalization of the reso- 
nator plate provides a conductive path for the electrodes; 
metal of at least one seal ring on a bottom 
surface of the capping plate; 
(g) aligning of the resonator plate and capping plate, and 
more specifically, the aligning of the bulk electrodes of 
the resonator plate with the seal rings of the capping 
plate; 
(h) bonding of the of the resonator plate and capping plate 
using heat and pressure in an evacuated chamber. 
(i) electro-less plating of a thinmetal layer on a top surface 
of the capping plate including inside the via holes; 
(i) electroplating of a thicker metal layer on the thin metal 
layer; 
(k) masking and etching of an electrical trace pattern on the 
top surface of the capping plate. 
7. The method of claim 6, wherein the bonding of the base 
plate and resonator plate uses heat and pressure in an evacu- 
ated chamber. 
8. The method of claim 6, wherein doping or metalization 
of the resonator plate provides a conductive path for the bulk 
9. The method of claim 6, further comprising etching a 
cavity in the base plate. 
10. The method of claim 6, wherein the aligning of the 
resonator plate and capping plate wafers comprises aligning 
The foregoing description of one or more embodiments of 60 ofthe bulk electrodes of the resonator plate with the seal rings 
of the capping plate. 
11. The method of claim 6, wherein the bonding of the base 
plate and capping plate uses heat and pressure in an evacuated 
chamber. 
12. The method of claim 6, further comprising depositing 
of the solder bumps at one end of the electrical trace pattern 
etched on the top surface of the capping plate. 
resonator plate 902, which was processed separately, and 3. The method Of 1, wherein the Of the base 
which is illustrated in FIG. 9C. 
resonator plate 902, which is illustrated in FIG. 9D. 
nator plate 902, which is illustrated in FIG. 9E. 
Block 806 represents the bonding of the base plate 900 and 
Block 808 represents the deep silicon etching of the reso- 
Of the base plate 900 and 
20 
810 represents the 
Capping plate 904, which was processed and 25 etched on the top surface ofthe capping plate, 
which is illustrated in FIG. 9F. 
capping plate 904, which is illustrated in FIG. 9G. 
Block 814 represents the electro-less plating ofthe capping 
plate 904, including its via holes 906, which is illustrated in 30 
FIG. 9H. 
Block 816 represents the electroplating of the capping 
plate 904, including its via holes 906, which is also illustrated 
in FIG. 9H. 
trical trace pattern 908 on the top surface ofthe capping plate 
904, which is illustrated in FIG. 91. 
Block 820 represents the depositing of the solder bumps 
910 at one end of the electrical trace pattern 908 etched on the 
top surface of the capping plate 904, which is also illustrated 40 
in FIG. 91. 
812 represents the bonding Of the base plate 900 and (a) metal patterning ofat least one seal ring on a base plate; 
(e) etching of at least one via hole in a capping plate; 
Block 818 represents the masking and etching of the elec- 35 
CONCLUSION 
45 This concludes the description of the preferred embodi- 
ment of the present invention. The following describes some 
alternative embodiments for accomplishing the present 
invention. 
this specification, other structures could be used as well with- 
out departing from the scope of the present invention. Varia- 
tions in the components used in the present invention are 
possible. 
invention are described for illustration purposes only, and 
other logic or steps could be used as well. Many variations of 
the logic and steps performed by the present invention are 
possible. 
the invention has been presented for the purposes of illustra- 
tion and description. It is not intended to be exhaustive or to 
limit the invention to the precise form disclosed. Many modi- 
fications and variations are possible in light of the above 
teaching. It is intended that the scope of the invention be 65 
limited not by this detailed description, but rather by the 
claims appended hereto. 
For example, although specific structures are described in 5o 
Further, the specific logic or steps performed by the present 55 electrodes. 
US 7,396,478 B2 
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13. The method of claim 6, further comprising using inter- 15. The method of claim 6, wherein the crisscrossing wires 
use bridging bulk electrodes that act as vias between the base 
pattern' 
nal wire routing to reduce the number of bulk electrodes. 
ing comprises criss-crossing wires and a plurality of metal 
14, The method of claim 6, wherein the internal wire rout- patterning and the Capping 
routing layers. * * * * *  
